
Simulink® Modeling Guidelines for Code Generation



MATLAB® & SIMULINK®



How to Contact MathWorks



Latest news: www.mathworks.com

Sales and services: www.mathworks.com/sales_and_services

User community: www.mathworks.com/matlabcentral

Technical support: www.mathworks.com/support/contact_us

7

Phone: 508-647-7000



The MathWorks, Inc. 3 Apple Hill Drive Natick, MA 01760-2098

Modeling Guidelines for Code Generation

© COPYRIGHT 2010–2016 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

Patents

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.

Revision History

September 2010	Online only	New for Version 1.0 (Release 2010b)
April 2011	Online only	Revised for Version 1.1 (Release 2011a)
September 2011	Online only	Revised for Version 1.2 (Release 2011b)
March 2012	Online only	Revised for Version 1.3 (Release 2012a)
September 2012	Online only	Revised for Version 1.4 (Release 2012b)
March 2013	Online only	Revised for Version 1.5 (Release 2013a)
September 2013	Online only	Revised for Version 1.6 (Release 2013b)
March 2014	Online only	Revised for Version 1.7 (Release 2014a)
October 2014	Online only	Revised for Version 1.8 (Release 2014b)
March 2015	Online only	Revised for Version 1.9 (Release 2015a)
September 2015	Online only	Revised for Version 1.10 (Release 2015b)
March 2016	Online only	Revised for Version 1.11 (Release 2016a)
September 2016	Online only	Revised for Version 1.12 (Release 2016b)

Contents

Introdu	ıction
Motivation	. 1-2
Guideline Template	. 1-3
Block Consider	ations
cgsl_0101: Zero-based indexing	. 2-2
cgsl_0102: Evenly spaced breakpoints in lookup tables	. 2-4
cgsl_0103: Precalculated signals and parameters	. 2-5
cgsl_0104: Modeling global shared memory using data stores	. 2-8
cgsl_0105: Modeling local shared memory using data stores	2-12
Modeling Pattern Consider	ations
cgsl_0201: Redundant Unit Delay and Memory blocks	. 3-2
cgsl_0202: Usage of For, While, and For Each subsystems we vector signals	

	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks	3-9
	cgsl_0205: Signal handling for multirate models	3-15
	cgsl_0206: Data integrity and determinism in multitasking models	3-17
4 [Configuration Parameter Considerati	ons
•	cgsl_0301: Prioritization of code generation objectives for code efficiency	4-2
	cgsl_0302: Diagnostic settings for multirate and multitasking models	4-3

Introduction

- "Motivation" on page 1-2
- "Guideline Template" on page 1-3

Motivation

MathWorks intends the guidelines for engineers developing models and generating code for embedded systems using Model-Based Design with MathWorks products. The guidelines provide recommendations for model settings, block usage, and block parameters that impact simulation behavior or code generated by the Embedded Coder® product.

The guidelines do not address model style or development processes. For more information about creating models in a way that improves consistency, clarity, and readability, see the "MAAB Control Algorithm Modeling". Development process guidance and additional information for specific standards is available with the IEC Certification Kit (for ISO 26262 and IEC 61508) and DO Qualification Kit (for DO-178) products.

Disclaimer While adhering to the recommendations in the guidelines will reduce the risk that an error is introduced during development and not be detected, it is not a guarantee that the system being developed will be safe. Conversely, if some of the recommendations in the guidelines are not followed, it does not mean that the system being developed will be unsafe.

Guideline Template

Guideline descriptions are documented, using the following template. Companies that want to create additional guidelines are encouraged to use the same template.

ID: Title XX_nnnn: Title of the guideline (unique, short)

Description Description of the guideline

Prerequisites Links to guidelines that are prerequisites to this guideline (ID: Title)

Notes Notes for using the guideline

Rationale Rationale for providing the guideline

Model Title of and link to the corresponding Model Advisor check, if a check

Advisor exists

Check

References References to standards that apply to guideline

See Also Links to additional information

Last Changed Version number of last change


Examples Guideline examples

Block Considerations

- "cgsl_0101: Zero-based indexing" on page 2-2
- "cgsl_0102: Evenly spaced breakpoints in lookup tables" on page 2-4
- "cgsl_0103: Precalculated signals and parameters" on page 2-5
- "cgsl_0104: Modeling global shared memory using data stores" on page 2-8
- "cgsl_0105: Modeling local shared memory using data stores" on page 2-12

cgsl_0101: Zero-based indexing

ID: Title	cgsl_0	cgsl_0101: Zero-based indexing					
Description	Use zero-based indexing for blocks that require indexing. To set up zero-based indexing, do one of the following:						
	A	Select block parameter Use zero-based contiguous for the Index Vector block.					
	В	B Set block parameter Index mode to Zero-based for the following blocks:					
		Assignment					
		• Selector					
		For Iterator					
Notes	The C	The C language uses zero-based indexing.					
Rationale	A, B	Use zero-based indexing for compatibility with integrated C code.					
	A, B Results in more efficient C code execution. One-based index requires a subtraction operation in generated code.						
See Also	"hisl_	"hisl_0021: Consistent vector indexing method"					
Last Changed	R2011	R2011b					
Examples	1 Index	oSel_Zero 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
	Recommended						
	void ZeroIndex(void)						
	{ Y.Out5 = 3.0 * ZeroIndexArray[IndexSel_Zero]; }						




cgsl_0102: Evenly spaced breakpoints in lookup tables

ID: Title	cgsl_0102: Evenly spaced breakpoints in lookup tables				
Description	When you use Lookup Table and Prelookup blocks,				
	With <i>non-fixed-point data types</i> , use evenly spaced data breakpoints for the input axis				
	With <i>fixed-point data types</i> , use power of two spaced breakpoints for the input axis				
Notes	Evenly-spaced breakpoints can prevent generated code from including division operations, resulting in faster execution.				
Rationale	Improve ROM usage and execution speed.				
	 Improve execution speed. When compared to unevenly-spaced data, power-of-order to increase data RAM usage if you require a fineroffice. Reduce accuracy if you use a coarser step size. Compared to an evenly-spaced data set, there sho in memory or accuracy. 	r step size			
Model Advisor Checks	Embedded Coder > Identify questionable fixed-point operations For check details, see "Identify questionable fixed-point operations".				
See Also	"Formulation of Evenly Spaced Breakpoints" in the Simulink® documentation				
Last Changed	R2010b				

cgsl_0103: Precalculated signals and parameters


ID: Title	cgsl_01	03: Precalculated signals and parameters		
Description	Precalculate invariant parameters and signals by doing one of the following:			
	A	Manually precalculate the values		
	В	Set the following model optimization parameters:		
		• Set Optimization > Signals and Parameters > Default parameter behavior to Inlined		
	• Enable Optimization > Signals and Paramet > Code generation > Signals > Inline invaria signals			
Notes	Precalculating variables can reduce local and global memory usage and improve execution speed. If you set Default parameter behavior to Inlined and enable Inline invariant signals, the code generator minimizes the number of run-time calculations by maximizing the number calculations completed before runtime. In some cases, this can lead to a reduction in the number of parameters stored. However, the algorithms the code generator uses have limitations. In some cases, the code is more compact if you calculate the values outside of the Simulink environment. This can improve model efficiency, but can reduce model readability.			
Rationale	A, B	Precalculate data, outside of the Simulink environment, to reduce memory requirements of a system and improve run-time execution.		
Last Changed	R2012b			
Examples	In the following model, the four paths are mathematically equivalent. However, due to algorithm limitations, the number of run-time calculations for the paths differs.			




ID: Title	cgsl_0103: Precalculated signals and parameters
	*/ Pre_Calc_1 = -9.0 * InputSignal;
	To maximize automatic precalculation, add signals at the end of the set of equations.
	Inlining data reduces the ability to tune model parameters. You should define parameters that require calibration to allow calibration. For more information, see "Block Parameter Representation in the Generated Code" in the Simulink Coder TM documentation.

cgsl_0104: Modeling global shared memory using data stores

ID: Title	cgsl_01	04: Modeling global shared memory using data stores		
Description		using data store blocks to model shared memory across e models:		
	A In the Configuration Parameters dialog box, on the Diagnostics pane, set			
		Data Validity > Data Store Memory block > Duplicate data store names to error for models in the hierarchy		
	B Define the data store using a Simulink Signal or MPT Signal object			
	С	Do not use Data Store Memory blocks in the models		
Notes	If multiple Data Store blocks use the same data store name within a model, then Simulink interprets each instance of the data store as having a unique local scope.			
	Use the diagnostic Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included.			
	mutual	blocks, used in conjunction with subsystems operating in a ly exclusive manor, provide a second method of modeling data across multiple models.		
Rationale	A, B, C	Promotes a modeling pattern where a single consistent data store is used across models and a single global instance is created in the generated code.		
See Also	• "his	l_0013: Usage of data store blocks"		
	· "his	l_0015: Usage of Merge blocks"		
	• "cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3			
	• "cgsl_0105: Modeling local shared memory using data stores" on page 2-12			
Last Changed	R2011b			






ID: Title cgsl_0104: Modeling global shared memory using data stores void cgsl 0104 top ErrorFunc 0(void) if (Error Class 0) { errorFlag = (uint16 T) (~((uint16 T) (((uint16 T) (~errorFlag)) | ((uint16 T) 1U)))); } else { errorFlag = (uint16_T) (errorFlag | ((uint16_T)1U)); Not Recommended In this example, a Data Store Memory block is added into the Model block subsystem. The model subsystem uses a local version of the data store. The Atomic Subsystem use a different version. f() errorFlag Clear ErrorFunc N bit 9 Atomic subsystem errorFlag Set errorFlag bit 9 rtMdlrefDWork_mr_cgsl_0104_erro mr_cgsl_0104_errorF_MdlrefDWork; void mr_cgsl_0104 errorFunc N_UseDSM(const boolean T *rtu_Error_Class_N) rtDW mr cgsl 0104 errorFunc N U *localDW = & (mr cgsl 0104 errorF MdlrefDWork.rtdw); if (*rtu_Error_Class_N) { localDW->errorFlag = (uint16 T) (~((uint16 T) (((uint16 T) (~localDW->errorFlag)) | ((<u>uint16_T</u>)512U))); } else { $\texttt{localDW->errorFlag = (}\underbrace{uint16_T})\texttt{ (localDW->errorFlag | ((}\underbrace{uint16_T})\texttt{512U})\texttt{);}$

cgsl_0105: Modeling local shared memory using data stores

ID: Title	cgsl_0105: Modeling local shared memory using data stores			
Description	When u	using data store blocks as local shared memory:		
	A Explicitly create the data store using a Data Store Memory block.			
	B Deselect the block parameter option Data store name must resolve to Simulink signal object.			
	С	Consider following a naming convention for local Data Store Memory blocks.		
Notes	Use the diagnostic Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included. Data store blocks are realized as global memory in the generated code. If they are not assigned a specific storage class, they are included in the DWork structure. In the model, the data store is scoped to the defining subsystem and below. In the generated code, the data store has file scope.			
Rationale	A, B	Data store block is treated as a local instance of the data store		
	C	Provides graphical feedback that the data store is local		
See Also	 "cgsl_0104: Modeling global shared memory using data stores" on page 2-8 "cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3 			
	• "hisl_0013: Usage of data store blocks"			
Last Changed	R2011b			
Examples	In some instances, such as a library function, reuse of a local data store is required. In this example the local data store is defined in two subsystems.			



Modeling Pattern Considerations


- "cgsl_0201: Redundant Unit Delay and Memory blocks" on page 3-2
- "cgsl_0202: Usage of For, While, and For Each subsystems with vector signals" on page 3-7
- "cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks" on page 3-9
- "cgsl_0205: Signal handling for multirate models" on page 3-15
- "cgsl_0206: Data integrity and determinism in multitasking models" on page 3-17

cgsl_0201: Redundant Unit Delay and Memory blocks

ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks		
Description	When preparing a model for code generation,		
	A Remove redundant Unit Delay and Memory blocks.		
Rationale	A Redundant Unit Delay and Memory blocks use additional global memory. Removing the redundancies from a model reduces memory usage without impacting model behavior.		
Last Changed	R2013a		
Example	ConsolidatedState_2 Cal_1 UD_3		
	Recommended: Consolidated Unit Delays		
	<pre>void Reduced(void) { ConsolidatedState_2 = Matrix_UD_Test - (Cal_1 * DWork.UD_3_DSTATE + Cal_2 * DWork.UD_3_DSTATE); DWork.UD_3_DSTATE = ConsolidatedState_2; }</pre>		
	Total_1 RedundantState Cal_2 UD_1A RedundantState UD_1B		
	Not Recommended: Redundant Unit Delays		
	<pre>void Redundent(void) {</pre>		
	RedundantState = (Matrix_UD_Test - Cal_2 * DWork.UD_1B_DSTATE) - Cal_1 * DWork.UD_1A_DSTATE; DWork.UD_1B_DSTATE = RedundantState; DWork.UD_1A_DSTATE = RedundantState; }		

ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks

Unit Delay and Memory blocks exhibit commutative and distributive algebraic properties. When the blocks are part of an equation with one driving signal, you can move the Unit Delay and Memory blocks to a new position in the equation without changing the result.




For the top path in the preceding example, the equations for the blocks are:

- 1 Out_1(t) = $UD_1(t)$
- 2 UD_1(t) = In_1(t-1) * Cal_1
- **3** Out_1(t) = In_1(t-1) * Cal_1

For the bottom path, the equations are:


- 1 Out_2(t) = UD_2(t) * Cal_1
- $2 \quad UD_2(t) = In_2(t-1)$
- 3 Out_2(t) = $In_2(t-1) * Cal_1$

In contrast, if you add a secondary signal to the equations, the location of the Unit Delay block impacts the result. As the following example shows, the location of the Unit Delay block impacts the results due the skewing of the time sample between the top and bottom paths.




ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks In cases with a single source and multiple destinations, the comparison is more complex. For example, in the following model, you can refactor the two Unit Delay blocks into a single unit delay. Redundant_Int_UD Redundant_Int Redundant_Gain_UD Redundant_Gain Reduced_Int Reduced_Gain Reduced_Int_UD Reduced_Gain_UD From a black box perspective, the two models are equivalent. However, from a memory and computation perspective, differences exist between the two models. { real T rtb Gain4; rtb_Gain4 = Cal_1 * Redundant; Y.Redundant Gain = Cal 2 * rtb Gain4; Y.Redundant_Int = DWork.Int_A; Y.Redundant Int UD = DWork.UD A; Y.Redundant Gain UD = DWork.UD B; DWork.Int_A = 0.01 * rtb_Gain4 + DWork.Int_A; DWork.UD A = Y.Redundant Int; DWork.UD_B = Y.Redundant_Gain; } real T rtb Gain1; real T rtb UD C;

ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks rtb Gain1 = Cal 1 * Reduced; rtb UD C = DWork.UD C; Y.Reduced Gain UD = Cal 2 * DWork.UD C; Y.Reduced Gain = Cal 2 * rtb Gain1; Y.Reduced Int = DWork.Int B; Y.Reduced Int UD = DWork.Int C; DWork.UD C = rtb Gain1; DWork.Int B = 0.01 * rtb Gain1 + DWork.Int B; DWork.Int C = 0.01 * rtb UD C + DWork.Int C; { real T rtb Gain4 f; real T rtb Int D; rtb Gain4 f = Cal 1 * U.Input; rtb Int D = DWork.Int D; Y.R Int Out = DWork.UD D; Y.R Gain Out = DWork.UD E; DWork.Int D = 0.01 * rtb Gain4 f + DWork.Int D; DWork.UD D = rtb_Int_D; DWork.UD E = Cal 2 * rtb Gain4 f; In this case, the original model is more efficient. In the first code example, there are three bits of global data, two from the Unit Delay blocks (DWork.UD_A and DWork.UD B) and one from the discrete time integrator (DWork.Int A). The second code example shows a reduction to one global variable generated by the unit delays (Dwork.UD_C), but there are two global variables due to the redundant Discreate Time Integrator blocks (DWork.Int_B and DWork.Int_C). The Discreate Time Integrator block path introduces an additional local variable (rtb UD C) and two additional computations. By contrast, the refactored model (second) below is more efficient. R_Int_Out



cgsl_0202: Usage of For, While, and For Each subsystems with vector signals

ID: Title	cgsl_0202: Usage of For, While, and For Each subsystems with vector signals		
Description	When developing a model for code generation,		
	A	Use For, While, and For Each subsystems for calculations that require iterative behavior or operate on a subset (frame) of data.	
	В	Avoid using For, While, or For Each subsystems for basic vector operations.	
Rationale	A, B	Avoid redundant loops.	
See Also	• "Lo	oop unrolling threshold" in the Simulink documentation	
		thWorks Automotive Advisor Board guideline db_0117: Simulink terns for vector signals	
Last Changed	R2010	b	
Examples	outsid algorit	ecommended method for preceding calculation is to place the Gain block the For Subsystem. If the calculations are required as part of a larger thm, you can avoid the nesting of for loops by using Index Vector and ment blocks. No. 1 miles March March	
	Recommended		
		s1_iter = 0; s1_iter < 10; s1_iter++) { ommendedOut[s1_iter] = 2.3 * vectorInput[s1_iter];	
	Each s	mon mistake is to embed basic vector operations in a For, While, or For subsystem. The following example includes a simple vector gain inside a bsystem, which results in unnecessary nested for loops.	



cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks				
Description	are in	an atomic subsystem o	r bus signals and some of or a referenced model, us w to select signal elemen	e the following	
	A	Bus or vector entering an atomic subsystem:			
			Function packaging: Non-reusable function Function interface: void void		
			Signals selected outside subsystem results in	Signal selected inside subsystem results in	
		Virtual Bus	No data copies.	No data copies.	
		Nonvirtual Bus	No data copies.	No data copies.	
		Vector	A copy of the selected signals in global block I/O structure that is used in the function.	No data copies.	
			ng: Non-reusable fur e: Allow arguments	nction	
			Signals selected outside subsystem results in	Signal selected inside subsystem results in	
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.	

ID: Title	cgsl_0204: Vector and bus significant bus significant blocks	gnals crossing into atomic s	ubsystems or Model	
	Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. The whole bus is passed to the function.	
	Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.	
	Function packag	Function packaging: Reusable function		
		Signals selected outside subsystem results in	Signal selected inside the subsystem results in	
	Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.	
	Nonvirtual Bus	No data copies. Only the selected signals are passed to the function. See Example 1.	No data copies. The whole bus is passed to the function.	
	Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.	

ID: Title	cgsl_(block		nals crossing into atomic s	ubsystems or Model	
	В	Bus or vector entering a Model block:			
			Signals selected outside Model block results in	Signal selected inside Model block results in	
		Virtual Bus	No data copies. Only selected signals are passed to the function.	If Inport block parameter Output as virtual bus is selected, then there are no data copies. Only the selected signals are passed to the function. If Inport block parameter Output as virtual bus is cleared, then a copy of the whole bus is passed to the function.	
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	If Inport block parameter Output as virtual bus is selected, then there are no data copies. Only the selected signals are passed to the function. If Inport block parameter Output as virtual bus is cleared, then a copy of the whole bus is passed to	

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks			
				the function. See Example 2.
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
Notes	block tables • Virtu	s and signal stor s. al busses do not	ded Coder settings (e.g. opting age classes, actual results musupport global data. t to Inline, data copies do n	ay differ from the
Rationale			ROM, and stack usage	lot occur.
Last Changed	R2016a	viiiiiiize itawi, i	itom, and stack usage	
Examples	· Fund	etion packaging	bus entering an atomic subsy g: Reusable function selected outside the subsyste	
busObj double [4x1] in out cresult> continual con		<result> 0ut</result>		
		1 in	ouble [4x1] <vector> 3 double [4x1] result Gain</vector>	1 out


ID: Title cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks

Only the selected signals are passed to the function:

```
void Function(const real_T rtu_in[4], real_T rty_out[4])
 7
8
       rty_out[0] = 3.0 * rtu_in[0];
9
       rty_out[1] = 3.0 * rtu_in[1];
       rty out[2] = 3.0 * rtu in[2];
10
11
       rty out[3] = 3.0 * rtu in[3];
12
13
14
    void ex_mg_cgsl_0204_example1_step(void)
15
       Function (&nonvirtualBus.vector[0], Y.Out1);
16
17
```

Example 2: Nonvirtual bus entering a model block

- Total number of instances allowed per top model: Multiple
- · Selection: Sub-signal selected inside the referenced model



ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks
	There are no data copies in the code for the main model. The whole bus is passed to the model reference function.
	6 void ex_mg_cgs1_0204_example2_step(void) 7 {
	8 ex_mg_cgs1_0204_example2ref(&ex_mg_cgs1_0204_example2_U.nonvirtualBus, 9 &ex_mg_cgs1_0204_example2_Y.Out1[0]);
	Code for the model reference function:
	4 void ex_mg_cgs1_0204_example2ref(const <u>busObj</u> *rtu_in, <u>real_T</u> rty_out[4]) 5 {
	6 rty_out[0] = 3.0 * rtu_in->vector[0];
	7 rty_out[1] = 3.0 * rtu_in->vector[1]; 8 rty_out[2] = 3.0 * rtu_in->vector[2];
	9 rty_out[3] = 3.0 * rtu_in->vector[3];
	10 }

cgsl_0205: Signal handling for multirate models

ID: Title	cgsl_0205: Signal handling for multirate models				
Description	For m	ultirate models, handle the change in operation rate in one of two ways:			
	A	At the destination block, Insert a Rate Transition.			
	В	Set the parameter Solver > Automatically handle rate transition for data transfer to either Always or Whenever possible.			
Rationale	A,B	Following this guideline supports the handling of data operating at different rates.			
Note	Setting the parameter Solver > Automatically handle rate transition fo data transfer with the setting to Whenever possible requires inserting a Rate Transition block in locations indicated by Simulink.				
	for da	g the parameter Solver > Automatically handle rate transition at a transfer to Always allows Simulink to automatically handle rate tions by inserting a Rate Transition block. The following exceptions			
	The insertion of a Rate Transition block requires rewiring the block diagram.				
	 Multiple Rate Transition blocks are required: The blocks' sample times are not integer multiples of each or 				
	•	The blocks use different sample time offsets			
	•	One of the rates is asynchronous			
	• An	inserted Rate Transition block can have multiple valid configurations.			
	For these cases, manually insert a Rate Transition block or blocks				
		Vorks does not recommend using Unit Delay and Zero Order Hold for handling rate transitions.			
Last Changed	R2011	a			
Examples	Not R	ecommended:			
		s example, the Rate Transition block is inserted at the source, not destination of the signal. The model fails to update because the			

ID: Title cgsl_0205: Signal handling for multirate models two destination blocks (Gain and Sum) run at different rates. To fix this error, insert Rate Transition blocks at the signal destinations and remove Rate Transition blocks from the signal sources. Failure to remove the Rate Transition blocks is a common modeling pattern that might result in errors and inefficient code. 1 pleTime = 1/100 32.1 1 (2) 2 9.8 Recommended: In this example, the rate transition is inserted at the destination of the signal. SampleTime = 1/100 SampleTime = 1/100 9.8 SampleTime = 1/200

cgsl_0206: Data integrity and determinism in multitasking models

ID: Title	cgsl_0	206: Data integrity and determinism in multitasking models	
Description		rultitasking models that are deployed with a preemptive (interruptible) ting system, protect the integrity of selected signals by doing one of the ring:	
	A	Select the Rate Transition block parameter Ensure data integrity during data transfer.	
	В	For Inport blocks in Function Called subsystems, select the block parameter Latch input for feedback signals of function-call subsystem outputs.	
	To pro	otect selected signal determinism, do one of the following:	
	С	Select the Rate Transition block parameter Ensure deterministic data transfer (maximum delay).	
	D	• Select the model parameter Solver > Automatically handle rate transition for data transfer.	
		• Set the model parameter Solver > Deterministic data transfer to either Whenever possible or Always.	
Prerequisites	cgsl_0	0205:Signal handling for multirate models on page 3-15	
Rationale	A,B, C,D	Following this guideline protects data against possible corruption of preemptive (interruptible) operating systems.	
Note	Multitasking systems with a non-preemptive operating system do not requdata integrity or determinism protection. In this case, clear the parameter Ensure data integrity during data transfer and Ensure determinis data transfer .		
	Ensuring data integrity and determinism requires additional memorand execution time. To reduce this additional expense, evaluate sign determine the level of protection that they require.		
See Also	• Ra	te Transition	
	· "D	ata Transfer Problems"	
Last Changed	R2011	la	

Configuration Parameter Considerations

- "cgsl_0301: Prioritization of code generation objectives for code efficiency" on page 4-2
- "cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3

cgsl_0301: Prioritization of code generation objectives for code efficiency

ID: Title	cgsl_0301: Prioritization of code generation objectives for code efficiency		
Description	Prioritize code generation objectives for code efficiency by using the Code Generation Advisor.		
	A Assign priorities to code (ROM, RAM, and Execution efficiency) efficiency objectives.		
	B Select the relative order of ROM, RAM, and Execution efficiency based on application requirements.		
	C Configure the Code Generation Advisor to run before generating code by setting Check model before generating code on the Code Generation pane in the Configuration Parameters dialog box to On (proceed with warnings) or On (stop for warnings).		
Notes	A model's configuration parameters provide control over many aspects of generated code. The prioritization of objectives specifies how configuration parameters are set when conflicts between objectives occur. Prioritizing code efficiency objectives above safety objectives may remove initialization or run-time protection code (for example, saturation range checking for signals out of representable range). Review the resulting parameter configurations to verify that safety requirements are met.		
Rationale	A, B, When you use the Code Generation Advisor, configuration parameters conform to the objectives that you want and they are consistently enforced.		
See also	 "Application Objectives Using Code Generation Advisor" in the Simulink Coder documentation "Manage a Configuration Set" in the Simulink documentation "hisl_0055: Prioritization of code generation objectives for high-integrity systems" 		
Last Changed	R2015b		

cgsl_0302: Diagnostic settings for multirate and multitasking models

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models
Description	For multirate models using either single tasking or multitasking , set to either warning or error the following diagnostics:
	· Diagnostics > Sample Time > Single task rate transition
	 Diagnostics > Sample Time > Enforce sample time specified by Signal Specification blocks
	 Diagnostics > All Parameters > Detect multiple driving blocks executing at the same time step
	For multitasking models, set to either warning or error the following diagnostics:
	• Diagnostics > Sample Time > Multitask task rate transition
	 Diagnostics > Sample Time > Multitask conditionally executed subsystem
	· Diagnostics > Sample Time > Tasks with equal priority
	If the model contains Data Store Memory blocks, set to either Enable all as warnings or Enable all as errors the following diagnostics:
	 Diagnostics > Data Validity > Data Store Memory block > Detect read before write
	 Diagnostics > Data Validity > Data Store Memory block > Detect write after read
	 Diagnostics > Data Validity > Data Store Memory block > Detect write after write
	 Diagnostics > Data Validity > Data Store Memory block > Multitask data store
Rationale	Setting the diagnostics improves run-time detection of rate and tasking errors.
See Also	"Model Configuration Parameters: Diagnostics"
	• "hisl_0013: Usage of data store blocks"
	• "hisl_0044: Configuration Parameters > Diagnostics > Sample Time"

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models
Last Changed	2016a